Reference
Glossary
Every concept from LazyLab as a standalone reference page, cross-linked and cited.
0 of 44 read on this device
Hardware
GPU
A throughput processor: thousands of simple lanes that hide latency with parallelism instead of caches and prediction.
Streaming Multiprocessor (SM)
The GPU's core building block: schedulers, registers, shared memory, CUDA cores and tensor cores.
Warp & SIMT
32 threads that execute in lockstep. Divergent branches and scattered memory access cost real performance.
Tensor Core
Matrix-multiply-accumulate units that deliver most of a modern GPU's FLOPs, if you feed them the right precision and shapes.
HBM & the memory hierarchy
High Bandwidth Memory: stacked DRAM next to the GPU die. Its capacity bounds model size and its bandwidth bounds many kernels.
Multi-Instance GPU (MIG)
Hardware partitioning of one GPU into up to seven isolated instances, each with its own SMs, L2 slices and memory.
Power & thermals
GPUs throttle clocks to stay under their power limit and temperature thresholds, and the slowest GPU sets the pace.
Interconnect
PCIe
The general-purpose bus between CPU, GPU, NIC and NVMe. Ubiquitous, but an order of magnitude slower than NVLink.
NVLink
NVIDIA's high-bandwidth GPU-to-GPU link: ~450 GB/s per direction per H100, roughly 7× PCIe Gen5.
NVSwitch
A switch chip that gives every GPU in a server full-bandwidth NVLink to every other GPU.
InfiniBand & RoCE
The scale-out fabric: RDMA networks that move tensors between servers without involving the CPU.
Cluster topology
How nodes, switches and links are wired: fat trees, rail-optimized designs, and why oversubscription bites collectives.
Software stack
The CUDA software stack
Kernel driver → user-mode driver → CUDA runtime → libraries → frameworks. Version mismatches live at every seam.
CUDA streams & async execution
Queues of GPU work that let copies, kernels and communication overlap instead of waiting on each other.
NCCL
NVIDIA's collective communication library: topology-aware all-reduce, all-gather and friends over NVLink, PCIe and RDMA.
Slurm
The batch scheduler that runs most HPC and many AI clusters: partitions, jobs, allocations and node states.
Kubernetes & the GPU Operator
Running GPU workloads on Kubernetes: device plugins, the GPU Operator, MIG profiles and gang scheduling.
Containers & GPUs
How containers get GPU access: the host driver, injected device nodes and the NVIDIA Container Toolkit.
Parallelism
Data parallelism (DDP)
Every GPU holds a full model replica, processes different data and averages gradients each step.
All-reduce (ring & tree)
Sum a buffer across all ranks and give everyone the result. The collective that data-parallel training lives on.
Tensor parallelism
Split each layer's matrices across GPUs (Megatron-style). Huge models fit, but every layer needs collectives.
Pipeline parallelism
Split the layer stack into stages on different GPUs and stream micro-batches through. Light traffic, but a bubble.
ZeRO & FSDP
Shard optimizer state, gradients and parameters across data-parallel ranks instead of replicating them.
Mixed precision (BF16, FP8)
Do the math in 16- or 8-bit formats on tensor cores and keep an FP32 master copy for stable updates.
Activation checkpointing
Throw away activations during forward and recompute them in backward: trade ~33% more compute for far less memory.
Performance
Roofline model
Attainable FLOP/s = min(peak compute, arithmetic intensity × memory bandwidth). Tells you which wall you're hitting.
MFU (Model FLOPs Utilization)
Useful model FLOPs per second divided by the hardware's peak. The honest headline number for training efficiency.
Scaling efficiency
Why 2× the GPUs rarely gives 2× the speed: serial work, communication and synchronization (Amdahl's law and friends).
Memory coalescing
When a warp's 32 threads read adjacent addresses, the hardware merges them into a few wide transactions.
Occupancy
Resident warps per SM as a fraction of the maximum: the scheduler's pool for hiding latency.
Input pipeline
Reading, decoding and tokenizing data fast enough to keep the GPUs fed: the bottleneck after you fix everything else.
Operations
nvidia-smi
The first tool you reach for: per-GPU utilization, memory, temperature, power, clocks, processes and configuration.
DCGM
Data Center GPU Manager: fleet-scale GPU telemetry, health checks, diagnostics and policy, the backbone of GPU monitoring.
Xid errors
Error codes the NVIDIA kernel driver writes to the system log when something goes wrong on a GPU.
ECC errors & row remapping
HBM is protected by error-correcting codes: single-bit errors are fixed silently, double-bit errors stop the work.
Stragglers
In synchronous training the whole job runs at the speed of its slowest GPU. Finding that GPU is a core ops skill.
Checkpointing & fault tolerance
Periodically save model and optimizer state so a failure costs minutes of progress, not days.
Security
Multi-tenancy & GPU sharing
Time-slicing, MPS and MIG: three ways to share a GPU, with very different isolation guarantees.
Cryptojacking on GPU clusters
Unauthorized cryptocurrency mining on stolen GPU time: the most common way GPU clusters get abused.
Exposed notebooks & dashboards
A Jupyter server with no token on 0.0.0.0 is remote code execution for anyone who can reach it.
Supply chain & secrets
Container images, model weights and job scripts are code you run, and a common place for leaked credentials.
Responsible compute
Energy & carbon
kWh, PUE and CO₂e: measuring the environmental cost of compute so it can be managed, not guessed.
Power capping
Lower a GPU's power limit and give up a little speed for a lot less energy: often 20% less power for under 10% slower.
Fair-share scheduling
Scheduler policies that balance access between teams based on what they're entitled to and what they've recently used.